We have achieved the operation of single-electron tunneling ͑SET͒ transistors with gate-induced electrostatic barriers using silicon nanowire metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ structures. The conductance of tunnel barriers is tunable by more than three orders of magnitude. By using the flexible control of the tunable barriers, the systematic evolution from a single charge island to double islands was clearly observed. We obtained excellent reproducibility in the gate capacitances: values on the order of 10 aF, with the variation smaller than 1 aF. This flexibility and controllability both demonstrate that the device is highly designable to build a variety of SET devices based on complementary metal-oxide-semiconductor technology. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2168496͔
In past decades, single-electron tunneling ͑SET͒ devices 1 have been extensively studied for a wide range of applications such as low-power large-scale integration ͑LSI͒ circuits, 2, 3 ultrasensitive electrometers, 4 and metrological standards. 5 While the conventional metal-based SET devices use fixed tunnel barriers made of metal oxide, the use of electrostatic potential barriers by gate electrodes has become possible in semiconductor devices, e.g., in GaAs-based SET devices. 6 These barriers are electrically tunable, giving us a chance to control the tunnel conductance over a wide range and thereby providing the degree of freedom to control coulomb blockade ͑CB͒ and/or the configuration of charge islands in a more flexible way.
Among semiconductor SET devices, silicon-based devices have been investigated mostly in the context of LSI application. In spite of the attempts to fabricate hightemperature operating devices with various techniques, 3 including the use of electrostatic barriers, 7, 8 it is still hard to see sufficient controllability in device parameters such as capacitance and tunnel conductance. It is important to develop a standard way of fabricating devices reproducibly and find out the scaling rule, as is always sought in Si device technology.
We report here the operation of Si SET transistors with tunable barriers fabricated by standard Si metal-oxidesemiconductor field-effect transistor ͑MOSFET͒ technology. Each transistor consists of a Si nanowire channel and fine gates to form the electrostatic barriers. In our previous work 9 we found that our devices showed small but periodic CB oscillations of SET transistors at 20 K by means of a special voltage-sweep method. In this letter we demonstrate the highly reproducible operation below 4 K and the flexible design of the device due to the tunable electrostatic barriers. Figure 1͑a͒ shows the schematic top view and the crosssectional view of the device. The ͗110͘-oriented Si-wire channel and lower poly-Si gates ͑LGS, LGC, LGD͒ are fabricated by electron beam lithography on a ͑001͒ silicon-oninsulator wafer. The wide upper poly-Si gate ͑UG͒ is used as an implantation mask during the formation of an n-type source and drain. The thicknesses and width of the Si wire, the gate SiO 2 , and the buried SiO 2 are about 20, 20, 30, and 400 nm, respectively. The length of the lower gates is 10 nm. The UG intrudes into the 40-nm-long gap between lower gates. The thickness of the spacer SiO 2 between lower gates and UG is 30 nm. Figure 1͑b͒ shows a top-view scanning electron microscope image of the device before the UG formation. The equivalent circuit diagram is depicted in coupled to lower gates via cross capacitances. Tunable barriers allow us to get various configurations of the charge islands: For example, a long island is formed if two barriers are formed under LGS and LGD while a short island is formed if LGC and LGD form barriers.
Conductance ͑G͒ characteristics of a single barrier formed under LGD are shown in Fig. 2͑a͒ . The source was grounded while the drain voltage ͑V D ͒ was 1 mV. V UG , V LGS , and V LGC were fixed at 2, 0, and 0 V. In the subthreshold region when V LGD Ͻ −1.9 V, the conductance showed exponential dependence on V LGD , which seems to resemble thermally activated conduction of the conventional MOSFET. However, because the slope was almost independent of temperature up to 10 K, we attribute the dominant conduction below 10 K to the source-to-drain tunneling, as was reported previously using an 8-nm-gate MOSFET. 10 It was possible to vary the tunnel conductance by more than three orders of magnitude down to the noise floor of our measurement.
We now describe the operation of SET transistors using the electrostatic barrier. Figure 2͑b͒ shows G͑V LGC ͒ characteristics of a SET transistor when two barriers are formed under LGS and LGD. V LGD and V LGD are set so that the G of each barrier is equal to 1 S when V LGC = 0 V. We obtained a highly periodic CB oscillation in a broad range of V LGC , except for the region below V LGC = −1 V where application of V LGC forms a third barrier under LGC to split a long island into two islands. In the periodic region where V LGC Ͼ −1 V the deviation of the oscillation period was less than one percent. 11 The inset of Fig. 2͑b͒ shows the G͑V LGC ͒ curves for various conductances of the barrier. We were able to vary the peak conductance electrically by more than three orders of magnitude.
We used the different configurations of charge islands to estimate various gate capacitances ͑C G ͒. C G was calculated by e / ⌬V where ⌬V is the period of the CB oscillation. For example, Fig. 2͑c͒ shows the CB oscillations of the long island when UG was scanned, while Fig. 2͑d͒ shows that of the short island formed between LGC and LGD. We can see that the upper gate capacitance ͑C UG ͒ of the short island was close to half that of the long island. A summary of the gate capacitances for three devices with an identical lithography design is in Table I . It is remarkable that the variation in C UG ͑22 aF for the long island and 11 aF for the short one͒ was quite small, about 1 aF ͑about 10% of 11 aF͒ at most. The capacitances between the lower gates and islands ͑C LGS , C LGC , C LGD ͒ have also a variation smaller than 1 aF, although the relative variation gets larger.
The measured capacitances agree fairly well with calculated ones using a simplified geometry model. The capacitance of a cylindrical Si wire with a skin of SiO 2 is given by C G =2L /ln ͓͑D OX + D SI /2͒ / ͑D SI /2͔͒; is the permittivity of SiO 2 , L is the wire length, D OX is the SiO 2 thickness, and D SI is the wire diameter. For the short island, if we assume that UG is coupled to the wire part whose boundaries extend halfway under the spacer SiO 2 on both sides, the correspond- TABLE I. The capacitances estimated from the CB oscillations for three identically patterned devices. The three possible configurations forming a single charge island are described: a long island ͑barriers formed by LGS and LGD͒, a short island ͑two barriers by LGS and LGC͒, and a short island ͑two barriers by LGC and LGD͒. ing L is 70 nm. Then, C UG 11.0 aF when = 3.9 0 , D OX = 30 nm, and D SI = 20 nm. Similarly, for the longer island, C UG and C LGC are calculated to be 21.9 and 6.3 aF, respectively. Figure 3 shows Coulomb diamond characteristics in the contour plot of the drain current versus V LGC and V D . The configuration was such that a long island was formed with tunnel barriers of conductance G = 100 nS. From the shape of the diamond, we estimate the source and the drain capacitance to be about 6 aF for each. The total capacitance of the long island is therefore estimated to be 47 aF. The total capacitance of the short island with similar barriers is estimated to be about 30 aF.
Splitting of the charge island is demonstrated in Fig. 4 . Figure 4͑a͒ shows the equivalent circuit diagram. Figures  4͑b͒-4͑e͒ show the contour plots of the drain current versus V LGS and V LGD . We changed V LGC as a parameter to split a long island into double short islands. In Fig. 4͑b͒ the central barrier is so low that the island is single; straight ridge lines corresponding to the peaks of CB oscillations run in parallel. As the barrier is raised in Figs. 4͑c͒ and 4͑d͒ , the ridge lines are deformed into the so-called honeycomb lattice because the island is split into two coupled islands. In this transition where the coupling is tunable, 12 a larger current is obtained at the vertices of the lattice. The two islands become more isolated in Fig. 4͑e͒ where the lattice is deformed into the parallelogram one. Large currents are obtained only at the vertices where the CBs at the two islands are lifted at the same time. The systematic evolution from the single island to double islands demonstrates that the control of the electrostatic barrier is effective in making and changing various configurations of charge islands.
We believe that the excellent controllability in these devices increases the potential of Si-based SET devices for a wider range of application. The category of the devices with tunable electrostatic potential, sometimes what we call a Si nanowire charge-coupled device ͑CCD͒, 13 is applicable to the metrological current standard. By taking advantage of dynamically varied barriers, we succeeded in the operation of a single-electron turnstile 14 and its application to multivalued memory. 15 Moreover, we are hopeful that we will be able to reduce the device size based on the scaling rule of MOSFETs; the devices presented here used the technology node between 45 and 65 nm that should be commercially available soon, around 2008. 16 We can expect that higher temperature operation will be achieved by the progressing complementary metal-oxide-semiconductor ͑CMOS͒ technology that will enter sub-10-nm minimum feature size.
In conclusion, we demonstrated the operation of SET transistors with electrostatic barriers using Si nanowire MOSFETs. Tunnel barriers were tunable in their conductance over three orders of magnitude, which enabled us to change the island configuration flexibly and observe systematic evolution from a single island to split double islands. The charge-island gate capacitances on the order of 10 aF showed excellent reproducibility with the deviation less than 1 aF.
